Difference between revisions of "ARM Cortex-A"

From ERIKA WIKI
Jump to: navigation, search
(Configuration and programming)
 
(18 intermediate revisions by 2 users not shown)
Line 1: Line 1:
We currently have an internal release for Cortex-A supporting the Xilinx Ultrascale+ (i.e. Cortex-A53) and Nvidia TX1/Drive CX (i.e. Cortex-A57) boards.
+
= Introduction =
  
A [https://www.youtube.com/watch?v=skIcAkXfNWQ&t=3s YouTube video] shows ERIKA Enterprise running alongside Linux on top of the Nvidia Tegra TX1 board.
+
ERIKA3 supports Cortex-A ARMv8 processors with GICv2 interrupt controller.<br>
 +
The support on GitHub is currently limited to the RTOS running as a guest OS of the [https://github.com/siemens/jailhouse Jailhouse hypervisor].<br>
 +
 
 +
= Configuration and programming =
 +
 
 +
== CPU ==
 +
 
 +
The '''CPU_DATA''' object must be set to  '''AARCH64'''.
 +
 
 +
The default <tt>COMPILER</tt> is set to <tt>GCC</tt>.
 +
 
 +
The <tt>SOC_DATA</tt> object must be set to the specific SoC. Possible values are <tt>NVIDIA_TEGRA_X1</tt>, <tt>NVIDIA_TEGRA_X2</tt>, <tt>XILINX_ZYNQ_ULTRASCALE_PLUS</tt>.
 +
 
 +
The <tt>PLATFORM</tt> attribute may have values <tt>JAILHOUSE</tt> (default) and <tt>VIBRANTE</tt>.
 +
 
 +
Example of a CPU_DATA section:
 +
 
 +
    CPU_DATA = AARCH64 {
 +
      COMPILER = GCC;
 +
      PLATFORM = JAILHOUSE;
 +
      SOC_DATA = NVIDIA_TEGRA_X1;
 +
      ...
 +
    };
 +
 
 +
= Tutorials =
 +
 
 +
The support has been successfully tested on the following boards:
 +
* [[Nvidia Jetson TX1 and TX2]]
 +
* [[Xilinx ZCU102]]
 +
 
 +
In case you need support for bare-metal hardware or other hypervisors, please [http://www.erika-enterprise.com/index.php/contacts.html contact us].
  
In the next months the public code will be delivered through the GitHub repository.
 
  
In case of urgent need, please [http://www.erika-enterprise.com/index.php/contacts.html contact us].
 
  
  
 
[[Category:Architectures]]
 
[[Category:Architectures]]

Latest revision as of 10:49, 5 July 2018

Introduction

ERIKA3 supports Cortex-A ARMv8 processors with GICv2 interrupt controller.
The support on GitHub is currently limited to the RTOS running as a guest OS of the Jailhouse hypervisor.

Configuration and programming

CPU

The CPU_DATA object must be set to AARCH64.

The default COMPILER is set to GCC.

The SOC_DATA object must be set to the specific SoC. Possible values are NVIDIA_TEGRA_X1, NVIDIA_TEGRA_X2, XILINX_ZYNQ_ULTRASCALE_PLUS.

The PLATFORM attribute may have values JAILHOUSE (default) and VIBRANTE.

Example of a CPU_DATA section:

   CPU_DATA = AARCH64 {
     COMPILER = GCC;
     PLATFORM = JAILHOUSE;
     SOC_DATA = NVIDIA_TEGRA_X1;
     ...
   };

Tutorials

The support has been successfully tested on the following boards:

In case you need support for bare-metal hardware or other hypervisors, please contact us.